gd32f3x0_wwdgt.c 2.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117
  1. /*!
  2. \file gd32f3x0_wwdgt.c
  3. \brief WWDGT driver
  4. */
  5. /*
  6. Copyright (C) 2017 GigaDevice
  7. 2017-06-06, V1.0.0, firmware for GD32F3x0
  8. */
  9. #include "gd32f3x0_wwdgt.h"
  10. #include "gd32f3x0_rcu.h"
  11. /*!
  12. \brief reset the window watchdog timer configuration
  13. \param[in] none
  14. \param[out] none
  15. \retval none
  16. */
  17. void wwdgt_deinit(void)
  18. {
  19. rcu_periph_reset_enable(RCU_WWDGTRST);
  20. rcu_periph_reset_disable(RCU_WWDGTRST);
  21. }
  22. /*!
  23. \brief configure the window watchdog timer counter value
  24. \param[in] counter_value: 0x00 - 0x7F
  25. \param[out] none
  26. \retval none
  27. */
  28. void wwdgt_counter_update(uint16_t counter_value)
  29. {
  30. uint32_t reg = 0x0U;
  31. reg = WWDGT_CTL &(~(uint32_t)WWDGT_CTL_CNT);
  32. reg |= (uint32_t)(CTL_CNT(counter_value));
  33. WWDGT_CTL = (uint32_t)reg;
  34. }
  35. /*!
  36. \brief start the window watchdog timer counter
  37. \param[in] none
  38. \param[out] none
  39. \retval none
  40. */
  41. void wwdgt_enable(void)
  42. {
  43. WWDGT_CTL |= WWDGT_CTL_WDGTEN;
  44. }
  45. /*!
  46. \brief configure counter value, window value, and prescaler divider value
  47. \param[in] counter: 0x00 - 0x7F
  48. \param[in] window: 0x00 - 0x7F
  49. \param[in] prescaler: wwdgt prescaler value
  50. \arg WWDGT_CFG_PSC_DIV1: the time base of window watchdog counter = (PCLK1/4096)/1
  51. \arg WWDGT_CFG_PSC_DIV2: the time base of window watchdog counter = (PCLK1/4096)/2
  52. \arg WWDGT_CFG_PSC_DIV4: the time base of window watchdog counter = (PCLK1/4096)/4
  53. \arg WWDGT_CFG_PSC_DIV8: the time base of window watchdog counter = (PCLK1/4096)/8
  54. \param[out] none
  55. \retval none
  56. */
  57. void wwdgt_config(uint16_t counter, uint16_t window, uint32_t prescaler)
  58. {
  59. uint32_t reg_cfg = 0x0U, reg_ctl = 0x0U;
  60. /* clear WIN and PSC bits, clear CNT bit */
  61. reg_cfg = WWDGT_CFG &(~((uint32_t)WWDGT_CFG_WIN|(uint32_t)WWDGT_CFG_PSC));
  62. reg_ctl = WWDGT_CTL &(~(uint32_t)WWDGT_CTL_CNT);
  63. /* configure WIN and PSC bits, configure CNT bit */
  64. reg_cfg |= (uint32_t)(CFG_WIN(window));
  65. reg_cfg |= (uint32_t)(prescaler);
  66. reg_ctl |= (uint32_t)(CTL_CNT(counter));
  67. WWDGT_CFG = (uint32_t)reg_cfg;
  68. WWDGT_CTL = (uint32_t)reg_ctl;
  69. }
  70. /*!
  71. \brief enable early wakeup interrupt of WWDGT
  72. \param[in] none
  73. \param[out] none
  74. \retval none
  75. */
  76. void wwdgt_interrupt_enable(void)
  77. {
  78. WWDGT_CFG |= WWDGT_CFG_EWIE;
  79. }
  80. /*!
  81. \brief check early wakeup interrupt state of WWDGT
  82. \param[in] none
  83. \param[out] none
  84. \retval FlagStatus: SET or RESET
  85. */
  86. FlagStatus wwdgt_flag_get(void)
  87. {
  88. if(WWDGT_STAT & WWDGT_STAT_EWIF){
  89. return SET;
  90. }
  91. return RESET;
  92. }
  93. /*!
  94. \brief clear early wakeup interrupt state of WWDGT
  95. \param[in] none
  96. \param[out] none
  97. \retval none
  98. */
  99. void wwdgt_flag_clear(void)
  100. {
  101. WWDGT_STAT &= (uint32_t)(~(uint32_t)WWDGT_STAT_EWIF);
  102. }